**Laboratory Experiment Report**

Electronic Devices Laboratory

Semester: Spring 2021-22

|  |  |  |
| --- | --- | --- |
| Experiment No.: 8 |  | |
| Experiment Title: **Study of JFET and MOSFET Characterization.** |  | |
| Date of Experiment: 27-03-2022 | | Date of Report Submission: 17-04-2022 |

|  |  |  |  |
| --- | --- | --- | --- |
| **Group No.** | **Group Members** | | |
|  | **ID** | **Name** |
|  |  |  |  |
| 3 | 1. | **20-42195-1** | **LEO, NAFINUR** |
| 2. | **20-42752-1** | **HOWLADER, MD. SHAKIB** |
| 3. | **20-42794-1** | **FAHIM, SHAH NAWAJ** |
| 4. | **20-42853-1** | **RAHMAN, HASIBUR** |
| 5. | **20-42870-1** | **HASSAN, MD. ALIF** |
| 6. |  |  |

**Marking Rubrics for Laboratory Report (to be filled by Faculty)**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Objectives** | **Unsatisfactory (1)** | **Good (2-3)** | **Excellent (4-5)** | **Marks** |
| **Theory** | The relevant theories are not being described properly. | Part of the relevant theories are described with proper mathematical expression and circuit diagrams (if any) | All the relevant theories are included with proper descriptions, mathematical expressions and circuit diagrams. (if any) |  |
| **Simulation circuits & Results** | Simulation circuits are not included in this report. | Partial simulation circuit results are included in this report. | All the simulation circuits are included in this report with appropriate results. |  |
| **Report Question, Discussion on Comparison between theoretical and simulation results** | Cannot reach meaningful conclusions from experimental data; Cannot summarize or compare findings to expected results | Can extract most of the accurate data. Answers to the report questions are partially correct; Summarize finding in an incomplete way | Can extract all relevant conclusion with appropriate answer to the report questions; Summarize finding in a complete & specific way |  |
| **Organization of the report** | Report is not prepared as per the instruction. | Report is organized despite of few missing sections as per the recommended structure. | Report is very well organized. |  |
| **Comments** | Assessed by (Name, Sign, and Date) | | Total (out of 20): |  |

**Introduction:**

The most common transistor types are the Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) and the Bipolar Junction Transistors (BJT). BJTs based circuits dominated the electronics market in the 1960's and 1970's. Nowadays most electronic circuits, particularly integrated circuits (ICs), are made of MOSFETs. The BJTs are mainly used for specific applications like analog circuits (e.g. amplifiers), high-speed circuits or power electronics.

There are two main differences between BJTs and FETs. The first is that FETs are charge-controlled devices while BJTs are current controlled devices. The second difference is that the input impedance of the FETs is very high while that of BJT is relatively low. As for the FET transistors, there are two main types: the junction field effect transistor (JFET) and the metal oxide semiconductor field effect transistor (MOSFET). The power dissipation of a JFET is high in comparison to MOSFETs. Therefore, JFETs are less important if it comes to the realization of ICs, where transistors are densely packed. The power dissipation of a JFET based circuit would be simply too high. MOSFETs became the most popular field effect device in the 1980's.

The combination of n-type and p-type MOSFETs allow for the realization of the Complementary Metal Oxide Semiconductor (CMOS) technology, which is nowadays the most important technology in electronics. All microprocessors and memory products are based on CMOS technology. The very low power dissipation of CMOS circuits allows for the integration of millions of transistors on a single chip.

**Objective:**

The objective of experiment is to become familiar with the characteristics of JFETs and MOSFETs. The goals are:

1. To understand the basic operation of JFETs and MOSFETs and determine the threshold voltage.
2. To measure the I-V characteristics and find the different operating regions for both JFETs and MOSFETs.

# Theory and Methodology:

Transistor is a kind of current-control device, and its generating current includes electron flow and hole flow. The transistor is therefore referred to as bipolar junction transistor.

FET is a unipolar device, in which the current of n-channel FET is formed by electron flow and the current of p-channel is formed by hole flow. FET is a kind of voltage-control device. FET can also perform the functions that general transistors (BJT) do, with the only exception that the bias conditions and characteristics are different. Their applications shall thus be chosen in accordance with related advantages and drawbacks. I

The characteristics of FET are listed as follows:

* FET has very high input impedance, typically around 100 MΩ.
* When FET is used as switch, there is no offset voltage.
* FET is relatively independent of radiation, whereas BJT is very sensitive to radiation (β value will be varied).
  + Intrinsic noise of FET is lower than BJT, which makes FET suitable for the input stage of low- Ievel amplifier
  + During operation the thermal stability of FET is higher than that of BJT.

However, FET also has some drawbacks: comparing with BJT, its product of gain and bandwidth is smaller and it is easier to be damaged by static electricity.




Figure 1: Internal Structure of n-channel and p-channel JFETs

The internal structure of JFETs is shown in figure 1. The n-channel JFET is formed by diffusing one pair of p-type region into a slab of n-type material. On the contrary, the p-channel JFET is formed by diffusing one pair of n-type region into a slab of p-type material.




Figure 2: JFET symbols: (a) n-channel (b) p-channel

The p -channel JFET is constructed in the same manner as the n -channel device of but with a reversal of the p - and n -type materials. The defined current directions are reversed, as are the actual polarities for the voltages VGS and VDS. For the p -channel device, the channel will be constricted by increasing positive voltages from gate to source and the double-subscript notation for VDS will result in negative voltages for VDS on the characteristics of figure 3, which has an IDSS of 6 mA and a pinch off voltage of VGS = +6 V.




Figure 3: p-channel JFET drain -source characteristics with IDSS = 6 mA and VP = +6 V




Figure 4: Transfer characteristics of p-channel JFET with IDSS = 4 mA and VP = +3 V

### MOSFETs Structure and Operation

The MOSFETs are the most widely used FETs. Strictly speaking, MOSFET devices belong to the group of Insulated Gate Field Effect Transistor (IGFETs). As the name implies, the gate is insulated from the channel by an insulator. In most of the cases, the insulator is formed by a silicon dioxide (SiO2), which leads to the term MOSFET. MOSETs like all other IGFETs has three terminals, which are called Gate (G), Source (S), and Drain (D). In certain cases, the transistors have a fourth terminal, which is called the bulk or the body terminal. In PMOS, the body terminal is held at the most positive voltage in the circuit and in NMOS, it is held at the most negative voltage in the circuit.

There are four types of MOSFETs: enhancement n-type MOSFET, enhancement p-type MOSFET, depletion n-type MOSFET, and depletion p-type MOSFET. The type depends whether the channel between the drain and source is an induced channel or the channel is physically implemented and whether the current owing in the channel is an electron current or a hole current. If the channel between the drain and the source is an induced channel, the transistor is called enhancement transistor.

and source is physically implemented, then the transistor is called depletion transistor. If the current owing in the channel is an electron current, the transistor is called an n- type or NMOS transistor. If the current flow is a hole current, then the transistor is called p-type or PMOS transistor. Throughout the handout, we will concentrate on analyzing the enhancement type MOSFET. The cross section of an enhancement NMOS transistor is shown in figure 5. If we put the drain and source on ground potential and apply a positive voltage to the gate, the free holes (positive charges) are repelled




Figure 5: Schematic cross section of an enhancement-type NMOS transistor

from the region of the substrate under the gate (channel region) due to the positive voltage applied to the gate. The holes are pushed away downwards into the substrate leaving behind a depletion region. At the same time, the positive gate voltage attracts electrons into the channel region. When the concentration of electrons near the surface of the substrate under the gate is higher than the concentration of holes, an n region is created, connecting the source and the drain regions.





Figure 6: Symbols for Enhancement NMOS and PMOS transistors

The induced n-region thus forms the channel for current flow from drain to source. The channel is only a few nanometers wide. Nevertheless, the entire current transport occurs in this thin channel between drain and source. Now if a voltage is applied between drain and source electrodes an electron current can flow through the induced channel. Increasing the voltage applied to the gate above a certain threshold voltage enhances the channel. In the case of an enhancement type NMOS transistor the threshold voltage is positive, whereas an enhancement type PMOS transistor has a negative threshold voltage. So, in order for the current to flow from drain to source, the condition that should be satisfied is VG > Vth, where VG is the gate voltage and Vth is the minimum voltage required to form a channel between drain and source so that carriers can ow through the channel. By changing the applied gate voltage, we can modulate the conductance of the channel. Depletion type MOSFETs use a different approach. The channel is already conductive for gate voltages of 0V. Such kinds of MOS transistors are realized by the physical implantation of an n-type region between the drain and the source.



## Figure 7: Drain current ID vs gate to source voltage VGS graph of an enhancement type NMOS showing threshold voltage Vtn




Figure 8: (a) an n-channel enhancement type MOSFET with vGS and vDS applied (b) the iD – vDS characteristics of a device with k’n(W/L) = 1 mA/V2 showing the three operating region

# Apparatus:

* 1. Multimeter
  2. J 176 (p-channel JFET)
  3. 2N7000 (n-channel enhancement type MOSFET)
  4. Connecting wires.
  5. Trainer Board

### Experimental Procedure:

### Transfer Characteristics of P-channel JFET( J 176)

### 1. Connect the circuit as shown in figure 9. Keep VS = 10 V constant.

### 2. Use 1 kΩ resistor as load.

### 3. Now vary gate voltage VG from 10 to 20 V in steps of 1 V and measure corresponding current

### through the resistor (ID).

### 4. Complete table 1.

### 5. Now plot ID vs VGS curve using the data of table 1 and measure pinch-off voltage VP.

### ID vs VDS Characteristics of P-channel JFET( J 176)

### 1. Connect the circuit as shown in figure 9. Keep VG = 15 V constant.

### 2. Use 1 kΩ resistor as load.

### 3. Now vary gate voltage Vs from 0 to 10 V in steps of 1 V and measure corresponding current

### through the resistor (ID).

### 4. Complete table 2.

### 5. Now plot ID vs VDS curve using the data of table 2. Indicate the different operating regions.

### Transfer Characteristics of n-channel enhancement MOSFET (2N7000)

### 1. Connect the circuit as shown in figure 10. Keep VDS = 10 V constant.

### 2. Use 1 kΩ resistor as load.

### 3. Now vary VGS from 0 to 10 V in steps of 1 V and measure corresponding current through the

### resistor (ID).

### 4. Complete table 3.

### 5. Now plot ID vs VGS curve using the data of table 3 and measure threshold voltage Vth.

### Circuit:

### 

**Data Table:**

**Table 1 Table 2**

|  |  |  |
| --- | --- | --- |
| **VS (Volts)** | **VDS (Volts)** | **ID (mA)** |
| 0 | 0.63 | 9.6 |
| 1 | 0.05 | 9.7 |
| 2 | 0.04 | 10.2 |
| 3 | 0.02 | 10.3 |
| 4 | 0..03 | 10.3 |
| 5 | 0..03 | 10.3 |
| 6 | 0..03 | 10.3 |
| 7 | 0..03 | 10.3 |
| 8 | 0..03 | 10.2 |
| 9 | 0..03 | 10.3 |


|  |  |  |
| --- | --- | --- |
| **VG (Volts)** | **VGS (Volts)** | **ID (mA)** |
| 10 | 0.77 | 0.91 |
| 11 | 1.02 | 0.22 |
| 12 | 1.87 | 0 |
| 13 | 2.92 | 0 |
| 14 | 3.91 | 0 |
| 15 | 4.92 | 0 |
| 16 | 5.93 | 0 |
| 17 | 6.89 | 0 |
| 18 | 7.87 | 0 |
| 19 | 8.84 | 0 |


**Table 3 Table 4**

|  |  |
| --- | --- |
| **VDS (Volts)** | **ID (mA)** |
| 0 | 10.3 |
| 1 | 10.3 |
| 2 | 7.2 |
| 3 | 6.4 |
| 4 | 6 |
| 5 | 5.9 |
| 6 | 5.6 |
| 7 | 5.5 |
| 8 | 5.4 |
| 9 | 5.4 |

|  |  |
| --- | --- |
| **VGS (Volts)** | **ID (mA)** |
| 0 | 9.5 |
| 1 | 8.7 |
| 2 | 7.7 |
| 3 | 6.9 |
| 4 | 5.2 |
| 5 | 4.4 |
| 6 | 3.5 |
| 7 | 3.4 |
| 8 | 2.6 |
| 9 | 1.8 |

**Simulation:**

****

****

**Result:**

So, from the theory analysis, we see that from the experimental results, in ID VS VGS graph where we kept VDC constant with 10V and varied the VGS from 0V to 10V, at first ID was almost zero and when it crossed the threshold voltage it began to raise and after a certain voltage current became constant. We got almost the same output from our simulated results also. Then again from the next experimental graph which is ID VS VDS where we kept VGS constant at 5V and varied the VDS from 0V to 10V, it can be seen that ID and VDS kept increasing together and for the both cases we used another load voltage to measure the current using OHM’s law. And here also, the experimental results and simulated results were almost same.

**Discussion:**

From this overall experiment we mainly got to learn about wave shapes of the MOSFETs and compared the graphs along with the data table between experimental and simulated results. The experimental and simulated results were not exactly the same. And this happened maybe because of the hardware issues. At first, we were getting very small values in simulation but was able to figure out the problem which was, we put the resisters value as 0.972Ω which should have been 0.972KΩ. So, after that we got our expected values and the experiment went good at the end.

**References:**

**1. A.S. Sedra, K.C. Smith, Microelectronic Circuits, Oxford University Press (1998).**

**2. J. Keown, ORCAD PSpice and Circuit Analysis, Prentice Hall Press (2001).**

**3. P. Horowitz, W. Hill, The Art of Electronics, Cambridge University Press (1989).**

**4. David Comer & Donald Comer, "Fundamentals of Electronic Circuit Design"**